Skip Menu |

Preferred bug tracker

Please visit the preferred bug tracker to report your issue.

This queue is for tickets about the Verilog-Perl CPAN distribution.

Report information
The Basics
Id: 27045
Status: resolved
Priority: 0/
Queue: Verilog-Perl

Owner: Nobody in particular
Requestors: nodine [...]

Bug Information
Severity: Normal
Broken in: 2.373
Fixed in: 3.000

Subject: signal_decl not called for definitions in port list
Download (untitled) / with headers
text/plain 241b
None of the signals for module "ansireg" in the attached file have signal_decl called for them by Verilog::SigParser. They are defined in the module statement itself: module ansireg(input clk, reset, input [7:0] d, output reg [7:0] q );
Subject: port-test7.v
Download port-test7.v
application/tkgate 781b

Message body not shown because it is not plain text.

This service is sponsored and maintained by Best Practical Solutions and runs on infrastructure.

Please report any issues with to