Skip Menu |

Preferred bug tracker

Please visit the preferred bug tracker to report your issue.

This queue is for tickets about the Verilog-Perl CPAN distribution.

Report information
The Basics
Id: 24552
Status: resolved
Priority: 0/
Queue: Verilog-Perl

Owner: Nobody in particular
Requestors: takeo.komiyama [...]

Bug Information
Severity: (no value)
Broken in: (no value)
Fixed in: (no value)

Subject: wire declaration is wrong when add new net
Date: Thu, 25 Jan 2007 13:40:53 +0900
To: bug-Verilog-Perl [...]
From: Takeo Komiyama <takeo.komiyama [...]>
Download (untitled) / with headers
text/plain 1.7k
Hi, I found the strange behavior in Verilog-Perl 2.370 release. When I add new wire using with new_net() function. verilog_text() generate wrong verilog sytax code (missing wire declaration). Show quoted text
----- Test code ------------------------------ #! /usr/bin/env perl use strict; use Verilog::Netlist; use Verilog::Netlist::Net; my $nl = new Verilog::Netlist (keep_comments=>1); $nl->read_file (filename=>"test.v"); $nl-> link(); my $module = $nl -> find_module ("test"); my $newNet = $module -> new_net (name=>"new_wire"); print $module -> verilog_text();
----- Test code ------------------------------ ----- Test data ------------------------------ module top; wire a; wire b; test inst1 (.a(a), .b(b) ); endmodule module test ( input a, output b ); endmodule
----- Test data ------------------------------ Above sample generate, user@hoge[130]% ./ module test ( a, b); input a; output b; new_wire; <---- Here. No wire declaration. endmodule So, I modified Verilog::Netlist::Net as,
--------- Patch ------------------------------------------- *** 2007-01-22 21:28:00.000000000 +0900 --- 2007-01-22 21:28:18.000000000 +0900 *************** *** 110,115 **** --- 110,119 ---- $type = "output" if $self->port->direction eq "out"; $type = "inout" if $self->port->direction eq "inout"; } + else + { + $type = "wire"; + } $type .= " signed" if $self->signed; return $type; }
--------- Patch ------------------------------------------- Then I confirm this problem is fixed. module test ( a, b); input a; output b; wire new_wire; endmodule P.S. At first I tried to create bitcard account, but I can not enter event I create account. So I directory sent this message.
Download (untitled) / with headers
text/plain 199b
When you call new_net, pass in a type of wire like this: new_net(name=>'....', type=>'wire') and it will be correctly created. I'll make the type=>wire addition be the default in the next release.

This service is sponsored and maintained by Best Practical Solutions and runs on infrastructure.

Please report any issues with to