Subject: | Verilog::Preproc requires newline at end of file |
MIME-Version: | 1.0 |
X-Mailer: | MIME-tools 5.418 (Entity 5.418) |
X-RT-Original-Encoding: | utf-8 |
Content-Type: | multipart/mixed; boundary="----------=_1178638077-23271-7" |
Content-Length: | 0 |
Content-Type: | text/plain; charset="utf8" |
Content-Disposition: | inline |
Content-Transfer-Encoding: | binary |
Content-Length: | 311 |
Verilog::Preproc returns an error
%Error: ../testsuite/no_newline.v:1: EOF (missing return?) in define value
because there is no newline at the end of file. One of the source
verilog files in a common commercially licensed core has this issue.
There should be some option that allows suppressing this error.
Subject: | no_newline.v |
MIME-Version: | 1.0 |
Content-Type: | multipart/mixed; boundary="----------=_1178638077-23271-6" |
X-Mailer: | MIME-tools 5.418 (Entity 5.418) |
Content-Length: | 0 |
Content-Type: | text/plain; charset="utf8" |
Content-Disposition: | inline |
Content-Transfer-Encoding: | binary |
X-RT-Original-Encoding: | utf-8 |
Content-Length: | 0 |
Content-Type: | application/tkgate; name="no_newline.v" |
Content-Disposition: | inline; filename="no_newline.v" |
Content-Transfer-Encoding: | base64 |
Content-Length: | 14 |
Message body not shown because it is not plain text.